VCO‐based ADC with a simplified DAC for non‐linearity correction
نویسندگان
چکیده
منابع مشابه
Multibit Adc with Mixed-mode Dac Error Correction
A mixed-mode error correction scheme is described for multibit ADCs with resistor-string and switched-capacitor DACs. The correction circuit uses a simple calibration ADC and digital filtering. It operates in the background and remains effective even for very low oversampling ratios.
متن کاملA Maximum Likelihood Estimator for ADC and DAC Linearity Testing
Abstrac t-The paper illustrates a method for simultaneous ADC and DAC linearity testing in a loopback scheme. The main features of the method are: (i) it is statistically nearly optimal, being based on a maximum likelihood estimator; (ii) it does not require prior knowledge neither of the ADC nonlinearity, nor of the DAC nonlinearity – both are simultaneously measured relying only on a constant...
متن کاملBuilt-In Test and Calibration of DAC/ADC Using A Low-Resolution Dithering DAC∗
This paper presents a BIST scheme to test and calibrate on-chip DAC and ADC and to improve both linearity and resolution of converters using a built-in sigma-delta modulator. We use a dithering dynamic element matching (DEM) techniques. A first-order sigma-delta modulator is used to sample DAC outputs because of high linearity of its outputs with high oversampling rate (OSR). The scheme is capa...
متن کاملA 12b 180MS/s 0.068mm2 Pipelined-SAR ADC with Merged-residue DAC for Noise Reduction
This paper presents a 12b 180 MS/s partial-interleaving Pipelined-SAR analog-to-digital converter (ADC). The 1st-stage is implemented with a 2b/cycle SAR ADC for high speed, where we propose a merged-residue-DAC technique to improve the noise performance. The capacitor pre-charging in conventional 2b/cycle operation wastes settling time and switching energy, while with this design approach the ...
متن کاملA pipelined ADC with Digital Correction for IEEE 802.11a WLAN
In this paper, a 10-bit 50-MS/s Nyquist-rate CMOS pipelined analog-to-digital converter (ADC) with digital correction is presented for the WLAN application. The digital correction technique adapted by this pipelined ADC can give more accurate demands in application. The simulated SNDR is 60.5dB at the rate of 50-MS/s with a 5MHz input frequency. The DNL and INL of the presented pipelined ADC ar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics Letters
سال: 2018
ISSN: 0013-5194,1350-911X
DOI: 10.1049/el.2018.1000